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Abstract 
This paper presents the hardware architecture of a 
System on Chip (SoC) implemented in an ASIC. It 
has been designed for a wide range of applications 
and will be used in a power line modem. 
A set of reusable cells based on AMBA standard has 
been also designed, included memory, interrupt 
controller and peripherals. 
Presented architecture implements an ARM© 
processor, a 32-bit RISC processor which is 
becoming a RISC standard. 
1. Introdnction 
A fundamental aspect of today's technology consists 
of the ever increasing capability of IC 
manufacturing, that malees possible to design and 
manufacture programmable components.[I] 
In this scenario, System on Chip (SoC) software -
hardware codesign is predominant in engineering of 
tightly coupled systems with hardware and software 
modules interacting to solve a certain task. [2] 
In this paper is presented an ASIC implementation 
ofaSoC. 
2. Architectnre description 
I. AMBA hierarchy overview 
The Advanced Microcontroller Bus Architecture 
(AMBA) specification defines an on-chip 
communications standard for designing high 
performance 32-bit embedded microcontrollers. 
The AMBA specification has been derived to 
facilitate the 'right-firstRtime' development of 
embedded microcontroller products. minimising the 
silicon infrastructure and encouraging macrocells 
migration. 
An AMBA-based microcontroller consists of a high-
perfonnance system bus. able to sustain the external 
memory bandwidth plus a narrower bus on which 
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the lower bandwidth peripheral devices are located. 
This high performance bus, called ASB (Advanced 
'System Bus), supports the efficient connection of 
processor and both on chip and off-chip external 
memory interfaces [3]. 
In the other hand, the APB (Advanced Peripheral 
Bus) is optimised for minimal power consumption 
and reduced interface complexity to support 
peripheral functions with a low bandwidth 
requirements. 
II. ASB Subsystem 
This section describes the architecture of the ASB 
sybsystem selected in our implementation. 
ASB uses a clock frequency of 24 MHz. Internal bus 
data is 32-bit width and address bus 20-bit width. 
Figure I shows the functional diagram of ASB 
subsystem. It is composed by the following cells: 
ARM7TOMI 
This cell is the unique master component in the 
ASB. 
On-chip & Off-Chip Memory Controller 
These cells are responsible for controlling internal 
(ROM and RAM) 32-bit memories. and 8-16 bit 
external memory. 
On-chip Memory blocks 
The SoC implements embedded 2 KByte ROM and 
8 Kbyte RAM memories. 
External interface controller 
It is in charge of making the interface between the 
internal AMBA architecture and external interfaces. 
Interrupt controller 
The Advanced Interrupt Controller (AlC) cell drives 
interrupt input lines of ~ processor so as to 
enable system programmers to have an easy 
mechanism to control peripherals accesses. 
ASB decoder 
The decoder in an AMBA system is used to perform 
a centralised decoding function. 
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Fig_ 1. ASB description 
APB bridge 
The APB Bridge is required to convert ASB 
transfers into a suitable format for the slave devices 
on the APB. The Bridge provides latching of all 
address, data and control signals, as well as further 
decoding to generate slave select signals for the 
APB peripherals. The APB Bridge is the only bus 
master on the APB. In tum, the APB bridge is a 
slave on the ASB. 
glue logic 
It is composed of some cells that implements several 
minor functions (reset controller, freq. scaler, etc). 
m. APB Subsystem 
The APB has general purpose cells with an 
important silicon resources consumption in cells 
involved in external interfacing and communication 
(UART, SPI and parallel port, and a base-band FSK· 
SFSK modulator-demodulator). It also includes 
analogue conversion interfaces (ADC and ADC), as 
well as timers and a watch dog cell. 
Every ASB and APB cell (except the ARM 
processor and analogue interfaces) have been 
specially designed for this application. 
3, Software architecture description 
The embedded processor ARM7TDMl supports 
software architecture version 4 T defined by ARM 
Ltd. [lJ_ This architecture involves execution modes 
and exception handling. 
I. On-chip RAM mcmory map 
The internal RAM is divided in the following areas 
depending on the functionality (Fig. 3.): 
Interrupt Vector Table (IVf). 
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Fig. 2. APB description 
Interrupt Priority Table (lPT). 
Software Interrupt VectorTable (SWVT). 
Reserved Memory Area (RMA). 
User Data Area (UDA). 
User Stack (US) 
Supervisor Stack (SS). 
IRQ Stack (IS). 
In our implementation the Internal RAM 
configuration has been chosen in order to minimise 
any type of risk, such an IVT over-write error, due 
to the stack overflow. 
The Inllorrupt YectorTable nVTl 
This table contains the addresses, also called IRQ 
vectors, of the interrupt attention routines which will 
serve every IRQ souree enabled to interrupt the 
ARM processor. It is allocated at the bottom of the 
Internal Ram. 
The Interrupt Priority Table 
This table is allocated in internal RAM and contains 
the priority of each interrupt sonrce. 
The SQftware Interrupt Vector Table. 
The Software Interrupt Vectors allows to know 
where is the routine which will attend the Software 
Interrupt invoked by the programmer, using a SWI 
instruction (Software Interrupt). 
Stack model 
The model chosen for the architecture can be 
described, in ARM terminology, as 'full 
descending'. This stack model has been chosen as it 
is the unique model allowed in Thumb execution 
context. The stack area is allocated in the highest 
position of the internal RAM. 
IT. On-chip ROM memory 
In this prototype, embedded ROM just contains: 
system code (exception handlers) and test routines (6 
routines for self-testing). 
The internal ROM map is shown in figure 4. 
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Fig. 3. Ou-chip RAM diSlribution 
m. Exception handling 
The embedded ARM7TDMI implemented supports 
the following types of exceptions and has a privilege 
mode for each type of exception (4]. They are: 
Reset: this exception is provoked when the 
processor's reset is asserted. 
Software Interrupt: The software interrupt 
instruction (SWI) enters Supervisor mode to 
request a particular supervisor function. 
Data Abort: A reset is performed if this 
exception occurred. It can happen due to an 
invalid memory access. 
Two interrupt types have been implemented: 
fRQ and PIQ. 
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4. Chip features 
General 
Power supply of 3.3 V. with an unique external 
clock of 24MBz. This frequency is internally 
divided to obtain 8MHz for the APR bus. 
Processor 
The embedded processor is an ARM7TDMI which 
has been clocked al 24MHz • Its 32-bit RISC 
architecture provides 20MIPS with a low power 
consumption It is able to aeeess in three different 
data bus widths (8,16 or 32) and ean operate in two 
execution modes, THUMB" or ARM"', providing a 
high density codifieation for embedded software 
implementation, reducing SoC costs. 
The presented arehitecture implements the 
embedded ICE™ macrocell, which allows the 
embedded ARM'" eore to be deeply debugged [5]. It 
also provides real time addrt1Ss and data dependant 
breakpoints, single stepping, full access and control 
of CPU as well as full aeeess to ASIC system. 
On-chip Memory 
About 2KByte ROM and 8KByte RAM. 
Interrupt management 
TIle AlC cell can drive up to 18 maskable interrupt 
lines from peripherals to ARM'" processor. Priority 
can be eontrolled either using hard infomlation or 
soft information. Interrupts are doubly veetored, 
with an user programmable Internal Vector Table. 
Off-chip Memory Controller 
The presented SoC provides an internal cell which 
allows external memory connection with an user 
programmable interface (both access time and block 
configuration). Different types of external memories 
(EEPROM. RAM, FLASH, etc) can be connected. 
Timers and Watchdog 
SoC timers support software pre·charge and 
hardware interrupt generation. Progranunable Watch 
Dog can be used to avoid system control loss, 
ensuring a correct reset in this klnd of situations. 
Communications and ext.~rnal interface 
One of the key aspects of the SOC presented in this 
paper is the high perfomlance external interface 
implemented. 
From the point of view of the communication 
channels, thc chip provides a full modem UART 
(based on PCI6550D, PC compliant) to be 
connected to an external V.24 interface. In addition, 
a SPI serial interfaee is integrated in order to make 
easier to access to an eXlernal SPI-EEPRO's 
memory. Both serial communication devices are 
fully programmable, including interrupt generation. 
There is also a digital on-chip signal processing cell 
which is able to demodulate a base band signal 
provided from an external AFE (Analogue Front 
End) to perfonn FSK/SFSK demodulation. As a 
consequence, a full Power Line Modem (CHNELEC 
50065-1, 30KHz-140KHz) can be built if a suitable 
external AFE is connected. 
Programmable parallel ports have also been included 
to enable easy external interface. 
Concerning to the AMBA external compatibility, the 
internal architecture can control up to 4 external 
ASB slaves, including external interrupt generation. 
Analogue interface 
In order to improve chip functionality one 8 bil~ 
DAC and 8 bits ADC (lOOKS!s) have been 
implemented. These cells are provided from 
A TMEL library. 
DTe silicon consumption 
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5. Results 
Figure 6 shows the ASIC. The four Imain region of 
the chip have been pointed out: :SRAM, ROM. 
ARM@ processor and peripheral arda. Core area is 
25mm" distributed as it is described il, figure 5. 
I 
Fig. 6. Lay-out 
In order to check the eorrect opettion of the test 
chip manufacluted, a test board h':' been designed. 
This lest board is depicted in figur~ 7, and it contains 
different types of memories (Fl~sh, SRAM and 
EPROM), external connector (UART. SPI, parallel 
port, ARM'" ICE'M and analogue interfaces) and 
several configuration jumpers. This board enables an 
easy access to the test chip pins by means of 
connectors. 
Fig. 7. Test board 
The ASIC has been fabricated using the ATMEL-
ES2 0.5 I'm CMOS technology. First prototype 
arrived in the late March and chip tests have shown 
full functionality. The FSKfSFSK modem is the only 
cell that is still under test. 
6. Conclusions 
A System On Chip implementation has been 
described in this paper. pointing out the processor 
architecture. 
A test chip has been fabricated and preliminary tests 
results show full functionality. 
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